Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

May you please ELI5 why DDR5 is 'fragile' as you put it?

Was its design pushing material sciences such that the theory worked, but practical implementation required the 'crutch' of ECC?



basically. pushing the timing and sizes makes it likely that some of your bits will fail to be built correctly. rather than dropping the speed and sizes to get reliability, you just throw an extra chip on to give you redundancy.


Take a look at the spec. The speeds are so high that they use some modem channel characterization features on the memory bus.

Linus was right about ECC being needed, with higher capacities and speeds and reduced feature size it's becoming a must.




Consider applying for YC's Winter 2026 batch! Applications are open till Nov 10

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: