Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
olliej
on April 14, 2022
|
parent
|
context
|
favorite
| on:
Apple's M1 Ultra comes with a 32MB TLB bottleneck
Do you have insight into the design trade offs made by the apple silicon teams? Because it sounds like Apple's silicon team disagree and took a different design approach to what you would do in your designs?
Consider applying for YC's Spring batch! Applications are open till Feb 11.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: