I think the point is that the low-level image sensor functions such as timing, readout, buffering, error correction etc don't change much. Therefore its more cost effective to do it in an ASIC rather than pay a premium for FPGA.