Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Verilog does exactly this. You design the logic than simulate all the gates. I'm sure there's some open cores out there ready for simulation if someone wants to fiddle with it


Simulations of complex modern chips don't run in real time.




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: